Abstract-There is a need for capacitance to voltage converters (CVC's) for differential capacitive sensors like pressure sensors and accelerometers which can measure both statically and dynamically. A suitable CVC is described in this paper. The CVC proposed is based on a symmetrical structure containing two half ac bridges, is intrinsically immune to parasitic capacitances and resistances, is capable of detecting capacitance changes from dc up to at least 10 kHz, is able to handle both single and differential capacitances, and can easily be realized with discrete components. Its sensitivity is very high: detectable capacitance changes of the order of 2 ppm of the nominal value (24 aF with respect to a nominal capacitance of 12 pF) result in a measured output voltage of 1.5 mV. However, due to drift the absolute accuracy and resolution of the CVC is limited to 3.5 ppm. A differential accelerometer for biomedical purposes was connected to the CVC and showed a sensitivity of 4 V/g. The measured rms output voltage noise in the frequency range of 2-50 Hz is 750 V, resulting in a signal to noise ratio of 75 dB at an acceleration of 1 g in the frequency range of 2-50 Hz.
I. INTRODUCTION

S
INCE capacitive sensors are becoming more and more popular, many methods [1] - [6] have been introduced which deal with the conversion of capacitance values into a voltage. Most methods are not capable of handling very small variations of the order of 1 ppm of the nominal capacitance value [3] , [4] . Some of them, for instance the method which uses an integrator [3] , are not capable of handling static capacitances. Others, for instance the modified Martin oscillator with microcontroller or the switched-capacitor interface [4] , [5] , are not capable of handling capacitance changes with frequencies higher than 10 Hz. Another method is based on the ratio-arm bridge circuit [6] which is symmetrical and very sensitive, but this method has the disadvantage that transformer coils have to be used which may be a problem when the circuit has to be integrated. This paper presents a differential capacitance to voltage converter (CVC) which does not show the limitations as menManuscript received July 18, 1996; revised January 11, 1999 . This work was supported by the Dutch Technology Foundation (STW).
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Publisher Item Identifier S 0018-9456(99)02850-8. tioned above and is easy to realize with discrete components. Furthermore, the CVC consists of a symmetrical circuit, so undesired common mode interference is rejected. The CVC is designed to match a differential capacitive acceleration sensor for biomedical purposes [7] but can be used in many other sensor types like differential capacitive pressure sensors. The basic structure of the differential capacitive acceleration sensor [8] , [9] is shown in Fig. 1 . The two sensor capacitances and , which have nominal values and , respectively, are equal when there is no lateral acceleration:
. When an acceleration is applied, the central mass moves with respect to the fixed electrodes and the two capacitances change. For instance, when the mass moves to the left with respect to the fixed electrodes, the left capacitance increases with and the right capacitance decreases with , so the differential capacitance change is , when . The accelerometer is used for biomedical purposes such as detection of movements of the extremities. With the present design, the nominal capacitance value is about 12 pF. The accelerometer has the following specifications:
• the frequency range of the change in acceleration is dc to 50 Hz; • the minimum detectable change in acceleration is ±0.001
g, corresponding to a capacitance change aF ( 2 ppm of 12 pF); • the maximum change in acceleration is ±5 g, corresponding to a capacitance change fF ( 1% of 12 pF). Fig. 2 . Sensor capacitance C x with the parasitic capacitances C p1 and C p2 at its terminals, C p3 in parallel with the sensor and the parasitic resistances R pp in parallel and R ps in series with the sensor.
Since the rms change in capacitance due to mechanical thermal noise of the sensor in the signal bandwidth of dc 50 Hz is negligible with respect to , the noise behavior of the CVC should be modeled and minimized such that the resulting output noise voltage does not exceed the output voltage due to . The measurement of a sensor capacitance often has to deal with parasitic capacitances of the same order of magnitude as the nominal sensor capacitance and is, in addition, also very sensitive to electromagnetic interference. Furthermore, due to the sensor structure undesired parasitic resistances may appear in parallel or in series with the sensor capacitance. Both the sensor capacitance
[F] and the parasitic capacitances , and and resistances and are shown in Fig. 2 .
Impedance measurements (HP 4194A impedance/gain phase analyzer) on the realized sensor as shown in Fig. 1 showed that the parasitic capacitances are all approximately 3 pF, the parasitic parallel resistance M and the series resistance . The CVC should be immune to the parasitic components to obtain an output voltage which is only dependent on the sensor capacitance . In this paper, a CVC design is proposed and a theoretical description of the transfer function and the noise behavior is given. The results of both computer simulations (PSPICE) and measurements are described and discussed. Finally, the conclusions are drawn and some recommendations for possible improvements are given.
II. THEORY
A. Circuit Description
The basic circuit of the differential capacitance to voltage converter is shown in Fig. 3 . The CVC is completely symmetrical and consists of two frequency independent half ac-bridges which act as AM modulators, two AM demodulators, and an instrumentation amplifier which rejects common mode signals.
In Fig. 3 , one of the electrodes of the variable sensor capacitance is connected to a voltage source providing an excitation voltage with a carrier frequency [Hz] and amplitude [V] , and the other one to the input of a current detector (which is at virtual ground potential) with a very low input impedance. The parasitic capacitances and , as shown in Fig. 2 , are in parallel with the voltage source and the low input impedance of the current detector, respectively, thus having virtually no effect on the measurement of the current flowing through . The effect of the parasitic capacitance parallel to the sensor capacitance can be eliminated by offset nulling and/or differential measurement, provided that its value remains constant and/or is equal in both halves of the circuit.
The parasitic resistors and introduce both a high and a low cutoff frequency in the transfer function of to , as will be shown in (1)- (6) . For frequencies between both cutoff frequencies, the transfer function is independent of the parasitic resistors. So, when the operating carrier frequency is chosen such that it is between the cutoff frequencies imposed by the parasitic resistors, the parasitic resistors will not affect the behavior of the circuit.
The same reasoning is valid for the transfer of to . In the remainder of this paper, only one half of the circuit will be described, since the other half is expected to behave the same way.
The feedback resistor provides the negative input of the opamp with the necessary dc bias current. Together with the feedback capacitor this resistor acts as a high-pass filter with a certain cutoff frequency. In order to be sure that the carrier voltage is unaffected by the high-pass filter, should be as high as possible so that the resulting cutoff frequency is much lower than . When no acceleration is applied, is chosen such that it equals and consequently the transfer function from to will be 1. When a certain acceleration occurs, the value of changes and the transfer function will show small variations around 1 due to the very small value of . Thus, the input voltage is amplitude modulated (AM) by the variation in the sensor capacitance.
The transfer function of to , considering the sensor representation of Fig Thus, by choosing according to (2)- (4), at that certain range of (1) can be rewritten as (5) It can be seen that is an AM signal, since of is a high frequency carrier and varies due to accelerations with low frequency such that . Substitution of this last equation in (5) yields (6) The AM signal is demodulated in the rectifier circuit, consisting of a diode with diode voltage drop and an RC-circuit with resistor and capacitor . The time constant of the demodulator should be chosen so that the input frequency is eliminated and the sensor signal with frequency is transferred unaffectedly (7) A general equation will be derived with which the maximum bandwidth of the demodulator circuit can be calculated. The minimum cutoff frequency [Hz] of the demodulator is given by
with slope
due the decharging of over when the diode is reverse biased, is a measure for the maximum signal frequency, because the maximum negative slope of the signal will be limited by the slope of the ripple: when the negative signal slope is steeper than the ripple slope, the diode will remain reverse biased and the signal will not be transferred. The negative signal slope [V/s] is given by (11) By equating the ripple slope and the signal slope and assuming that the diode is forward biased (which is the case when mV), the following expression can be derived for maximum cutoff frequency
[Hz]
where is a dimensionless gain factor which depends on the components used and the structure of the circuit.
After demodulation, the resulting voltages and are
Subsequently, the difference between and is amplified by the instrumentation amplifier (inamp) with gain factor . The inamp eliminates common-mode voltages, such as that introduced by two equal parasitic capacitances and . The output voltage of the CVC can be calculated with (15) . When , , and , the inequalities will cause an offset shift in the expression which can be eliminated by offset nulling. The gain-bandwidth product of the inamp should be sufficiently high to guarantee that the maximum bandwidth of the demodulation circuit can be obtained.
The significance of (17) for the accelerometer case is that when the device experiences no acceleration and when an acceleration is applied.
B. Noise Behavior of the Capacitance to Voltage Converter
The capacitance to voltage converter with its noise sources is shown in Fig. 4 .
The output noise voltage of the current detector at A is called and at B . It can be shown that the spectral density of the noise voltage at A is equal to (18) From this equation it can be seen that in order to obtain a low output noise voltage, a fairly high operating frequency should be used and the parasitic capacitances should be as small as possible. The feedback resistor, , should be large to decrease its own noise voltage in combination with , but should be small to decrease the effect of the current noise of the opamp, so an optimum should be found. A similar equation can be derived for . Since all noise sources are assumed to be uncorrelated and the CVC is symmetrical it can be concluded that . The demodulator circuit consists of a diode , a resistor , and a capacitor . The resistor produces a thermal noise voltage . The diode is considered to behave as a shot noise source which can be modeled as a noise current source [A] . The equivalent noise current of the diode can be calculated with [10] (19) where is the electron charge,
[C], and is the dc current through the diode.
Both diodes in the CVC are assumed to have the same noise power, . However, the diode noise current can be neglected with respect to the other noise sources in the circuit.
The noise of the inamp can be represented by an equivalent input noise voltage source and an equivalent noise current source at the input terminals of the inamp. Other noise sources, such as the-uncorrelated-equivalent output noise voltage and the thermal noise voltage of the resistor which determines the gain are only important for inamps with extremely low input noise voltage levels.
For the calculation of the total output noise voltage, the two possible diode states have to be examined. When the diode is reverse biased, both the signal and the noise of the input opamps are not transferred by the demodulator circuit due to the high resistance of the diode:
. In this case, the output noise voltage is given by
When the diode is forward biased, the signal and the noise of the input opamps are transferred by the demodulator circuit due to the low resistance of the diode:
. In this case, the output noise voltage is given by (21) Every period of the diode is both reverse biased (about 7/8 part of the period) and forward biased (about 1/8 part of the period), so a combination of (20) and (21) should be used to calculate the total output noise voltage. However, since the diode is reverse biased most of the time and, moreover, when the following condition is met: This noise voltage has to be less than the output voltage of the CVC due to the minimum detectable acceleration of g.
III. EXPERIMENTAL RESULTS AND DISCUSSION
A. Components Used and Bridge Balancing Procedure
Two test versions of the CVC were realized with different component values. For the first tests, only fixed capacitors were used instead of the sensor capacitances. When possible, SPICE simulations were carried out. 
B. Dependency of the Transfer Function of the Opamps on the Carrier Frequency
The dependency of the transfer function of the opamps on the carrier frequency was measured with version 2. In order to imitate a sensor with parasitic components (as shown in Fig. 2) , apart from the equivalent sensor capacitance of 12 pF, extra components were added: pF, pF, M , and . The dependency of the transfer function of the opamps on the carrier frequency was investigated by varying it from 300 Hz up to 2 MHz while the carrier amplitude was kept at 5 V. The resulting transfer function from to (and ) is displayed in Fig. 5 . According to (2)-(4), the expected corner frequencies are 13.0 kHz, 450 Hz, and 5.9 GHz, respectively. The SPICE and measurement results for the lowest two corner frequencies show a good correspondence with the theoretical values. The highest corner frequency is not shown in Fig. 5 and will not be found in practice due to the limited gain bandwidth product and the slew rate (because of the high amplitude) of the opamps used. In the case of version 2, this causes a decrease in the gain at frequencies higher than 400 kHz.
The conclusion can be drawn that when is in the frequency independent part of the transfer function, small variations in this frequency as well as the parasitic components-both parasitic capacitances and parasitic resistances-do not have any influence on the transfer function. An optimum performance of this part of the circuit is guaranteed when the carrier frequency is higher than 50 kHz and lower than 400 kHz (in version 2). 
C. Conversion of Capacitance to Voltage
Since fixed capacitors were used instead of the variable sensor capacitance, an AM voltage , consisting of a carrier sine wave with amplitude and frequency and a signal sine wave with amplitude and frequency , instead of alone, has to be applied to the input in order to test the dynamic response of the circuit. The input voltage of the CVC can now be described with [11] (24)
The output voltage of the CVC then becomes, using (17) and changing only one of the two 's in a permanent way by adding a small parallel capacitance (25) and since only the ac part is to be considered, the dc voltage is filtered out so (26) The bandwidth of the CVC (version 2) at two values of , 2.5 and 5.0 V, versus is shown in Fig. 6 . From Fig. 6 it can be seen that below mV the theoretical bandwidth is higher than the measured bandwidth due to the diode not being forward biased. For mV it can be calculated with (12) that and . When pF and V, the gain is expected to be (26) 8.0 dB at low frequencies of . The bandwidth of the circuit is expected to be higher than (8) 88 Hz, the maximum bandwidth should be according to (12) . The Bodeplot of the gain of the CVC for three amplitudes of , 400, 600, and 800 mV, is shown in Fig. 7 . As can be seen in Fig. 7 , at mV Hz, at mV Hz and at mV Hz which is in good correspondence with (12) with . In the accelerometer case, the signal amplitude caused by a change in capacitance due to an applied acceleration will not exceed 50 mV, so, the specified bandwidth of 50 Hz is guaranteed with this configuration. However, the maximum bandwidth of the circuit will be lower than the value calculated by (12), due to the diode not being forward biased. According to Fig. 6 , accelerations with frequencies up to at least 10 kHz can still be detected. By adjusting , and even higher bandwidths can be obtained.
C. Linearity and Resolution
With a nominal capacitance of 12 pF, it is difficult to realize variations of 2 ppm experimentally (24 aF with respect to 12 pF; however, the SPICE simulations were carried out with these small values). Therefore, the nominal capacitance was increased to 120 nF, the frequency was decreased to 15 kHz and the amplitude down to 2 V. In this way a differential capacitance variation of 2 ppm can be realized with two capacitances of 240 fF. This is equal to a single sided capacitance change of 4 ppm or approximately 0.5 pF with respect to 120 nF.
The measurements were carried out with version 2. The capacitance , in parallel with , was varied single sided from 12 nF down to 0.5 pF. The results are shown in Fig. 8(a) and (b); Fig. 8(b) shows the output voltage due to coarse and Fig. 8(a) the output voltage due to fine capacitance variations. The expected theoretical output voltage can be calculated with (17) and is represented in both figures by a line. Fig. 8(a) and (b) show that the CVC converts capacitance to voltage linearly for both large and small changes in capacitance, respectively. There is a good correspondence between the theory, the SPICE simulations, and the measurements. Note that the accuracy of the absolute value of depends largely on the accuracy and the stability of . The range in which the relative change in capacitance is linearly detected can be increased by decreasing and . However, the signal to noise ratio is decreased when is decreased.
D. Stability
Version 1 was used to measure the drift during a certain period of time, with . The circuit was placed in a shielded box at ambient temperature. An input voltage with kHz and V was applied and the output signal was set to 0 V. After 18 h, it was still 0 V, with small slow fluctuations with a maximum amplitude of 7 mV. The maximum amplitude of the fluctuations equals, respectively, 7 ppm single sided and 3.5 ppm differential. This means that in time an absolute accuracy and resolution of 3.5 ppm is possible. The fluctuations in the output voltage are caused by inequalities in the diode behavior.
E. Noise
The spectral density of the output noise of the circuit was measured with a spectrum analyzer (HP 35 670A dynamic signal analyzer), the rms output noise voltage with a measuring amplifier (Brüel & Kjaer 2610). The noise measurement was done with version 1 with . According to the specifications of the INA102 at , this instrumentation amplifier has an equivalent input noise voltage which decreases from 60 nV/ Hz at 1 Hz to 25 nV/ Hz at 100 Hz. Its equivalent input noise current decreases from 1.2 pA/ Hz at 1 Hz to 0.2 pA/ Hz at 100 Hz.
At 100 kHz, the OP237 has a specified noise voltage of 3.2 nV/ Hz and a noise current of 0.4 pA/ Hz. Using (18), with this opamp at this carrier frequency the condition as set in (22) is not fulfilled, so the total output noise voltage can not be approximated with (20). However, when is increased and is decreased, it is possible to meet the condition as set in (22).
Using the specifications, the noise levels can be calculated. The results of both calculation and measurement are shown in Fig. 9 .
From Fig. 9 it can be seen that the measured output noise voltage density when (the diodes are reverse biased) is in good correspondence with the theory. The total rms output noise voltage was measured in the frequency range 2-50 Hz and was found to be 150 V which is also in good correspondence with the calculated (20), (23) and measured values. In normal operation, when V, the measured rms noise voltage was 750 V instead of the calculated 210 V (20), (21), (23). The mismatch is due to the low frequency noise of the opamps which was assumed to be suppressed by the dominant high carrier frequency , but is nevertheless present. However, when a high pass filter is added in between the opamp and the diode, the low frequency noise of the opamps should be rejected so that the rms noise voltage will be reduced to the calculated value of 210 V. It should be noted that this measure is not necessary as long as the resulting rms output noise voltage is less than the output signal voltage due to the lowest acceleration to be detected.
F. CVC with Sensor
The sensor of Fig. 1 [8] , [9] is connected to the CVC of version 1. The input voltage has a frequency kHz and an amplitude V. The resulting sensitivity of the accelerometer is 4.0 V/g. The signal to noise ratio at 1 g in the signal bandwidth 2 Hz to 50 Hz is therefore dB. The signal to noise ratio at the lowest acceleration to be detected 0.001 g in the same bandwidth is dB, so, it is not necessary to put high pass filters in between the opamps and the diodes. However, the signal to noise ratio will be improved to dB instead of 75 dB when the high pass filters would be used.
IV. CONCLUSIONS
In this paper, a sensitive differential capacitance to voltage converter (CVC) has been presented which can for instance be used with a differential capacitive accelerometer. The CVC is completely symmetrical and consists of two frequency independent half ac-bridges which act as AM modulators, two AM demodulators consisting of a diode and an RC-filter and an instrumentation amplifier which rejects common mode signals. The specific advantages of this CVC compared to other CVC's are that it is intrinsically immune to parallel and serial parasitic resistances and capacitances, that it can measure both statical and dynamical variations in capacitances in the wide frequency range from dc up to at least 10 kHz, that undesired common mode signals are rejected because of the high degree of symmetry in the circuit and that it can be easily realized with discrete components. The signal bandwidth can be enlarged by increasing and decreasing the demodulation resistor and the demodulation capacitor . A detectable change in capacitance is 2 ppm (in the accelerometer case 24 aF with respect to 12 pF). The absolute accuracy and stability was measured to be 3.5 ppm. The CVC is linear within relative capacitance changes of 2 ppm and 1%, thus having a dynamic range of at least 74 dB. The rms output noise voltage is dominated by the low frequency noise of the opamps and was measured to be 750 V in the frequency range of 2 Hz to 50 Hz. The noise voltage can be reduced to 210 V by putting high pass filters in between the opamps and the diodes.
The differential capacitive accelerometer is well-functioning with this CVC, with a signal to noise ratio of 75 dB at an acceleration of 1 g in the frequency range 2 Hz to 50 Hz. Furthermore, all measurement results showed a good correspondence with the theoretical analyses.
